In this paper we propose a new communication synthesis approach targeting systems with sequential communication media (SCM). Since SCMs require that the reading sequence and writing sequence must have the same order, different transmission orders may have a dramatic impact on the final performance. However, the problem of determining the best possible communication order for SCMs is not adequately addressed by prior work. The goal of our work is to consider behaviors in communication synthesis for SCM, detect appropriate transmission order to optimize latency, automatically transform the behavior descriptions, and automatically generate driver routines and glue logics to access physical channels. Our algorithm, named SCOOP, successfully achieves these goals by behavior and communication co-optimization. Compared to the results without optimization, we can achieve an average 20% improvement in total latency on a set of real-life benchmarks.
An example is shown in Figure 1 . Figure 1(a) shows the original C description of an application, which is a matrix multiplication algorithm. Suppose after the design exploration step, as shown in Figure 1 (b), the system-level synthesis engine decomposes the system into two processes, one for generating arrays A and B, and the other for matrix multiplication. An abstract channel is introduced to transfer A and B. In Figure 1 (c) the two processes are mapped to two processing elements (PE), and communicate data through a FIFO. A better order than the native row-based layout order is shown in Figure 1 (d), which sends the two matrices in an interleave fashion, and calculates the product based on the data received. Our simulation result shows a 17% improvement in total latency with the new order.
Our approach to communication synthesis mainly focuses on the following objectives: detect the optimal communication order and computation order for data communication on SCM to optimize total latency; transform the behavior description based on the computation order, and automatically generate drivers and glue logics. To our knowledge, this is the first work that integrates behavior transformation with communication optimization at the communication synthesis step.
The remainder of our paper is organized as follows: Section 2 formally defines our problem. An algorithm to solve this problem is explained in details in Section 3. Section 4 shows the experimental results and is followed by our conclusions in Section 5. 
PROBLEM DESCRIPTION
In our SCM communication optimization approach, we assume that a set of processes P = {p i | i = 1, 2... n} is given. Since FIFO is widely used in practice, in the following context we will not distinguish SCM and FIFO. The behavior for each process p i , is captured by a control data flow graph (CDFG i ). A CDFG contains a set of basic blocks connected by control edges. Each basic block is a data flow graph, in which a node represents an operation and an edge represents a data dependency between two nodes.
For each process p i , we assume that it is already allocated to one physical processing element PE i . The characteristics of each PE i , such as delay, area and power, can be obtained from the target platform specification. Design constraints such as resource constraints and timing constraints are associated to each process as well.
Processes communicate via a set of abstract channels C. Each abstract channel c i is associated with a data set D = {d 1 , d 2 … d m } to be transferred from the producer process to the consumer process. As mentioned before, Figure 1 shows an example of a process network and physical channels.
With the above notions, we can formulate the SCM communication synthesis problem as follows:
Problem: Given a set of processes P connected by channels in C, and a set of data D = {d 1 , d 2 , …, d m } to be transmitted on each channel c j , find the optimal transmission order based on the CDFG of each process, such that the overall latency of the process network is minimized subject to the given design constraints and platform specification, and generate drivers and glue logics for each process automatically.
This problem can be divided into three sub-problems:
(i) Communication order detection: Given the CDFG model of each process, the data to be transmitted and the platform information, we detect the optimal transmission order to minimize the total latency.
(ii) Code transformation: To enable the optimal communication reordering, we may also need to change the computation order in the appropriate behavioral models. These changes are carried out without violating the data dependency.
(iii) Interface generation: We generate interface drivers and glue logics for given physical channels.
SCOOP ALGORITHM
This section introduces our overall design flow to solve the SCM optimization problem. First, we try to detect the optimal order. Based on that order, we then automatically transform the code and generate the interfaces. An indices compression step is performed to further reduce loop transformation overhead. Our algorithm is called SCOOP (SCM CO-OPtimizaiton).
Communication Order Detection
In this step we try to find a transmission order of data communication that leads to the minimum latency, with the freedom to change the order of computations in processes as well. In particular, we show that our problem can be transformed to the resource-constrained scheduling problem. The main steps of our communication order detection algorithm are outlined below.
Step 1: Construct a global CDFG by merging the individual CDFGs of each process in the process network.
Step 2: Change each data element d which is transmitted by SCM i to a special type of operation T i . At most k number of T i operations can be executed at any point of time for each SCM i , where k is the number of concurrent operations allowed on SCM i (typically, k equals one for a FIFO). We then set up the correct data dependencies by linking the definition and uses of d to T i .
Step 3: Solve a resource-constrained scheduling problem to optimize the total latency of the global CDFG. Theorem: Solving the order detection problem is equivalent to solving the resource constrained scheduling problem on the global CDFG constructed in Step 2, and we can obtain the optimal solution if the algorithm used in Step 3 gives the optimal solution.
Proof: Since we assume that each FIFO has a fixed transfer delay, it could be viewed as a special hardware resource. We could enforce the resource constraints in the scheduling problem as follows: There are |C| types of transmission resources T = {tr 1 , tr 2 … tr |c| } where C is the set of available FIFOs in the process network. Hence, we are able to reduce the problem to the resource-constrained scheduling problem on the global CDFG constructed in Step 2.
The scheduling problem with resource constraints is NP-complete in general. In this work we adopt a list-scheduling-based algorithm to solve our problem. List scheduling [13] is one of the most popular techniques for the resource-constrained scheduling. In our case, we combine the ALAP (as late as possible) and ASAP (as soon as possible) schedules to prioritize the operations. result with order (1, 3, 2) .
Note that the traditional list scheduling algorithm primarily works well on the data flow graphs. Nevertheless, we can further extend our algorithm to handle loop-intensive and data-intensive designs with control flows, which prevail in the multimedia processing domain. To apply our algorithm to general CDFGs, we try to collapse a CDFG C to a DFG D. For an if-then-else statement, our algorithm treats this structure as a non-decomposable operation in D, and takes the longest execution path as the latency. With a for loop, we cannot simply change the loop body into one operation since it may iterate multiple times. In one loop iteration, we change the loop body to a set of nodes in the new DFG D, and calculate indices for each array access. The iteration spaces in C are then fully expanded in D. Currently we do not perform any optimizations on more general loops (e.g. while loops). However, users may choose to restructure a while loop into a for loop if the iteration bound can be derived from the program.
After the above transformations, the size of D may become much larger than the original CDFG. However, after the order detection step, we will use the code transformation techniques described in the following section to compress a set of nodes in D back into a loop structure.
Code Transformation
Once we obtain the optimal communication order, we need to make necessary changes to the original behaviors, as well as generate the drivers and the glue logics for those processes.
For DFG cases, the code transformation and interface generation are quite straightforward. We dump the behavior of each process based on the computation order we obtained, and insert drivers and glue logics for each process. If the computation order is consistent with the data communication order, drivers and glue logics are inserted immediately when the data is ready to be read or written to the physical channel; otherwise, we should delay the interface generation for one element until all the elements, which should be transmitted earlier, have been processed.
The main difficulties in dealing with for CDFG code transformation are the loops. Since the loop iteration space has been completely expanded in code detection, it is not feasible to dump the expanded code directly. Therefore, we use the iteration reordering technique to generate reconstructed loops. In the compiler domain, a great deal of literatures focus on loop iteration reordering [14] [15]. Our approach does the loop transformations in the compile-time, with auxiliary memory space to store the reordered sequence for handling general loop transformations.
A loop's iteration space is a set of integer tuples with constraints indicating the loop bounds.
Each iteration space has a function f: J Z + to map the iteration space to the logic time steps (Z + denotes the positive integers). An iteration-reordering transformation is expressed with a mapping T that assigns each iteration vector j i in an original iteration space to j i ' in a new iteration space, so that f(j i )=f'(j' i ). An intuitive way to implement iteration reordering is shown in Figure 3(b) : a reordering array (RA) is generated for each loop, and at the beginning of each iteration, and we should read in the new iteration vector from the RAs. ,0),(0,1),(0,2),(0,3),…..(4,0),(4,1),(4,2),(4,3),(4,4)}   {(0,0),(1,0),(2,0),(3,0),…..(0,4),(1,4),(2,4),(3,4),(4,4) The overhead of above approach is a result of two factors: storage overhead introduced by RAs and computational overhead of memory access at the beginning of iterations. Pre-fetching can reduce the computational overhead if the target PE supports certain parallelism in execution. We also developed another technique to reduce storage size which is called indices compression. The problem is described as follows: 
It is clear that if we can find a matrix M i for each interval [p i , q i ], we then can express the new iteration vector using a linear combination of old indices variables. In Figure 3 (c), the total iteration vectors can be merged into one interval with M i as a reverse matrix, the new code after indices compression can remove all those RAs. We solve this problem in a greedy but near-optimal way. We start at an interval with zero length, and the interval continues to grow as long as the above condition is satisfied. If the current interval cannot grow any more, a new interval is inserted. The condition test can be performed by solving linear equations. If the number of intervals is small, then we can transform the original loops into several loops.
Otherwise, we will store the start position of intervals and their matrices M i in RAs, and change the loop body to calculate reordered iteration vectors based on current interval. In the worst case, after these optimizations the overhead introduced by iteration reordering may still offset the performance gain by reordering. However, in practice, the number of intervals we generated is reasonably small due to the regular patterns in the programs.
EXPERIMENTAL RESULTS
We implemented our SCOOP communication synthesis system in C++/Unix environments. The target communication architecture in this experiment is currently fixed to a two-process producerconsumer model. Our SCOOP algorithm works as an optimization pass in our platform-based system-level and behavior-level synthesis infrastructure [1] , which can take C or SystemC as the input. The scheduler [17] inside our behavior-level synthesis system is used to solve the scheduling problem mentioned in Section 3.1. Without the SCM co-optimization, our system will transmit data, including arrays and scalars, based on their original program order, and each array is sent according to the memory layout. After the SCM cooptimization, we will insert drivers to access SCM based on the optimized order, as discussed before. We use the mathematics library LAPACK++ [18] to solve linear equations in indices compression. We generate the VHDL code using the RTL backend of the system-level synthesis system for both scenarios. To obtain the final latency, Modelsim [19] is used as the simulator, and we developed a FIFO module in VHDL which resembles the behaviors of the Xilinx FSL.
Benchmarks can be divided into two categories. One set of benchmarks includes DCT1, DWT and Haar, which are all DFG examples. The DCT1 example is an unrolled version of chenDCT8x8, which does the row and column DCT transformation on an 8x8 data block. The DWT example is part of the JPEG2000 program. The Haar example implements a simple Haar transformation in image processing. The comparison results on those benchmarks are shown in Table 1 . We can see that SCOOP will improve about 10% on those three examples in terms of latency in cycles. Another set of benchmarks consists of CDFG examples, including DCT2, Dot, Masking, and Mat_mul. The DCT2 example is the CDFG version of chenDCT8x8. Mat_mul and Image masking are all from Mediabench [16] . The Dot production example implements a dot production algorithm. An average of 26% improvement in total latency can be achieved for those examples, as shown in Table 1 . Intuitively our approach gets better results on CDFG cases because CDFG has more control dependencies on operations than DFG (e.g., the instructions in the loop body must be executed consecutively), thus our decision will have a bigger impact for CDFGs. As shown in Table 1 , RA compression can dramatically reduce the storage size (in number of integer data entries) needed for iteration reordering.
CONCLUSIONS AND FUTURE WORK
In this paper the behavior-communication co-optimization problem is addressed for SCMs, and a two-step approach is developed to solve this problem. Our algorithm applies to both DFG and CDFG.
Experimental results demonstrate the efficacy of our work. Our future work will focus on further reducing the overhead introduced by reordering and applying the SCOOP algorithm in our platformbased synthesis system for design space exploration.
